VocalFusion Stereo Dev Kit Hardware Manual

IN THIS DOCUMENT

- ▶ Features
- ▶ Introduction
- Clock Sources and Distribution
- ▶ Stereo DAC with Headphone Amplifier
- ► MEMS Microphone Boards
- ▶ I2C Bus
- ► General Purpose User Interface
- ► Extension Headers
- ▶ USB Port
- ► Flash Memory
- xSYS Connector
- VocalFusion XVF3500 BaseBoard portmap
- ► Operating Requirements
- Dimensions
- ▶ RoHS and REACH
- Schematics

The **VocalFusion Stereo Dev Kit** is an application specific design for far-field voice capture and processing, targeted at voice user interfaces (VUI) for home and conferencing applications.

The kit is based on the XVF3500 voice processor and includes:

- ▶ linear array of 4 omni-directional microphones: up to 180° capture, for 'edge of the room' applications
- ▶ low-jitter audio clock
- configurable user input buttons and LEDs
- ▶ host connectivity as USB2.0 device and/or I2S and I2C
- ▶ USB powered

The XVF3500 on the kit is pre-flashed with a software image that implements the VocalFusion microphone capture and voice processing library, audio and control connectivity, user interfaces and system control.

Publication Date: 2018/2/1 XMOS © 2018, All Rights Reserved



Document Number: XM012583A



Figure 1: VocalFusion Stereo Dev Kit




Figure 2: VocalFusion Stereo BaseBoard

Figure 3: VocalFusion Linear Microphone board





1 Features

The block diagram for the VocalFusion Stereo Dev Kit is shown in Figure 4 below. It includes:

- VocalFusion XVF3500 Voice Processor
- Four MEMS microphones on a separate board
- ► A micro-USB connector for USB2.0 device connectivity and power
- Extension headers for I2S, I2C and/or other connectivity and control solutions
- ► Four general purpose push-button switches
- ▶ 13 user-controlled LEDs
- ► Low-jitter clock source
- An xSYS connector for an xTAG debug adapter




Figure 4: VocalFusion Stereo Dev Kit block diagram

2 Introduction

The VocalFusion Stereo Dev Kit (XK-VF3500-L33, Figure 1) consists of a VocalFusion XVF3500 BaseBoard (XP-VF3500-BASE, Figure 2) and separate linear microphone array (LINEAR MICROPHONE ARRAY E, Figure 3) using Infineon IM69D130¹ MEMS microphones.

The VocalFusion BaseBoard is based on the XVF3500 voice processor, running software which integrates the VocalFusion microphone capture and voice processing library providing: beamforming, Stereo Acoustic Echo Cancellation (AEC), noise suppression, de-reverberation and Automatic Gain Control (AGC).

The XVF3500 device has 32 32-bit logical processing cores and is available in a small footprint FB167 package.

For device specific information on the XVF3500 device see the XVF3500 Datasheet². For general information on XVF and xCORE-200 devices see the xCORE-200 Architecture Overview³.

³http://www.xmos.com/published/xcore-architecture



http://www.infineon.com/microphones

²http://www.xmos.com/published/xvf3500-fb167-datasheet

3 Clock Sources and Distribution

The VocalFusion XVF3500 Baseboard includes a single clock generator (Si5351A-B04486-GT, U25, see Figure 5 below) that generates two clocks:

- XVF3500 reference clock 24MHz oscillator
- ► Low jitter master clock 24.576MHz oscillator, used for the DACs and (indirectly) the microphones

The clock generator is controlled by the XVF3500 over the I2C bus (see §6 below).




Figure 5: Clock and oscillator locations

4 Stereo DAC with Headphone Amplifier

A CS43L21 stereo DAC (DAC0) with integrated headphone amplifier is used to generate audio output on a 3.5mm audio jack, see Figure 6. A second CS43L21 (DAC1) can be used for auxiliary purposes on a secondary 3.5mm audio jack.

The CS43L21 devices are connected to the XVF3500 device through an I2S interface and are configured using the I2C bus (see §6 below).

The I2C addresses are 0x4A (for DAC0) and 0x4B (for DAC1).




Figure 6: Locations of DACs and 3.5mm audio jacks

The I2S interfaces of the CS43L21 stereo DAC/HPA devices are connected to the XVF3500 GPIO pins as shown in Figure 7 below. They share all signals except for the reset and data lines.

Pin	Port	Signal
X2D22	P1G0	MCLK_TILE0
X2D25	P1J0	I2S_DAC1_DATA
X2D32	P4E2	DAC0_RST_N
X2D33	P4E3	DAC1_RST_N
X2D34	P1K0	I2S_DAC0_DATA
X2D35	P1L0	I2S_LRCK
X2D36	P1M0	I2S_BCLK

Figure 7: Stereo DAC GPIO pins



5 MEMS Microphone Boards

The microphone board is plugged into connector J3 on the VocalFusion XVF3500 BaseBoard using a ribbon cable (see Figure 8). A short ribbon cable should be used for signal integrity.



The microphone board should **not** be plugged into the xSYS connector.




Figure 8: Microphone connector location

The microphone board consists of a linear array of four microphones, spaced 33.33mm apart, a clock buffer, and an EEPROM for optional identification.

The microphone signals are connected to the XVF3500 GPIO pins as shown in Figure 9.

Microphone	GPIO	Port
MIC_0	X2D14	P8B0
MIC_1	X2D15	P8B1
MIC_2	X2D16	P8B2
MIC_3	X2D17	P8B3
MCLK_IN	X2D22	P1 G0
MIC_CLK	X2D23	P1 H0

Figure 9: Linear MEMS microphone board GPIO pins



6 I2C Bus

The VocalFusion XVF3500 BaseBoard has a main I2C bus that is used to control the DACs, clock generator, and EEPROM. This main I2C bus is connected to tile 2 of the XVF3500, with the XVF3500 acting as a master on the I2C bus. See Figure 10 below.

Figure 10: 12C master GPIO pins

Pin	Port	Signal
X2D28	P4F0	I2C_SCL
X2D29	P4F1	I2C_SDA

The addresses of devices on the I2C bus are shown in Figure 11 below.

Figure 11: 12C device addresses

Device	Sch ID	Address	
Si5351A (Clock)	U25	0b1100010	0x62
CS43L21 (DAC0)	U23	0b1001010	0x4A
CS43L21 (DAC1, aux)	U9	0b1001010	0x4B
24LC08B (EEPROM on microphone board)	U5	0b1010xxx	0x5x

Please refer to the 24LC08B datasheet for details on how to address the EEPROM.

The VocalFusion XVF3500 BaseBoard also has a secondary I2C bus, on which the XVF3500 is a slave. This allows the XVF3500 to be controlled by an external I2C host. See Figure 12 below.

Figure 12: I2C slave GPIO pins

GPIO pin	Port	Signal	
X0D36	P1M0	I2C_SCL_EXT	
X0D37	PINI	I2C_SDA_EXT	

This slave I2C interface is wired up to the extension headers (see §8).



7 General Purpose User Interface

The VocalFusion XVF3500 BaseBoard has 13 LEDs that are controlled by two 74HC595 LED drivers. LED_0 - LED_11 (D2-D13) are positioned around the edge of the board, one each side of every microphone. LED_12 (D14) is positioned next to the middle microphone. The LEDs are driven by serially clocking data into the 16-bit shift register that is formed by the two drivers. The top three bits of the shift register are not used, the other 13 drive the LEDs. A '0' should be shifted in to drive a LED.

Four general purpose push-button switches are provided. When pressed, each button creates a connection from the I/O to GND. To ensure correct behavior, the port connected to the buttons (P4F) must always be defined as an input.




Figure 13:

General purpose user interface components

The signal mapping of the user interface components to the XVF3500 GPIO is shown in Figure 14 and Figure 15

UI signal	GPIO pin	Port
BUTTON_A	X0D28	P4F0
BUTTON_B	X0D29	P4F1
BUTTON_C	X0D30	P4F2
BUTTON_D	X0D31	P4F3

Figure 14: User interface GPIO



UI signal	GPIO pin	Port	Notes
LED_STCP	X3D00	P1A0	Connects to Store/Latch clock on LED driver
LED_SHCP	X3D01	P1B0	Connects to Shift clock on LED driver
LED_D	X3D12	P1E0	Connects to Serial Data pin on LED driver
LED_OE_N	X3D13	P1F0	Connects to Output Enable pin on LED driver

Figure 15: User interface GPIO

A green LED (PGOOD) near the USB connector indicates 3V3 and 1V0 supplies are up.



8 Extension Headers

The VocalFusion XVF3500 BaseBoard has two extension headers, J5 and J8, containing digital audio signals, the secondary I2C bus (see §6) and several general purpose IOs controlled by the XVF3500.




Figure 16: Extension header location

The VocalFusion XVF3500 BaseBoard supports a variety of methods to communicate audio and control data between the XVF3500 and an external host applications processor.

The audio and control connectivity is defined by the software running on the XVF3500. This software also defines the functionality of the extension headers.

The *beta* software pre-flashed in to the VocalFusion Stereo Dev Kit configures the XVF3500 device to use these extension headers to connect to an external applications processor host as defined in §8.1.

For details of the other audio and control connectivity options supported by the XVF3500 device and BaseBoard see §8.2, and §8.3.

8.1 XVF3500 as the I2S master

The *beta* software pre-flashed in to the VocalFusion Stereo Dev Kit configures the XVF3500 device to use these extension headers to connect to an external applications processor host.

- Audio input/output connectivity via I2S signals on J8. The XVF3500 is the I2S master.
- ▶ Control via I2C on J5. The XVF3500 is an I2C slave.
- Extension headers are mapped to the XVF3500 GPIO as shown in Figure 17 and Figure 18.



J5 pin	GPIO pin	Port	Signal	Notes
1	X0D13	P1F0		Not used
2			GND	Ground
3	X0D12	P1E0		Not used
4	X0D11	P1 D0		Not used
5	X0D00	P1A0		Not used
6			GND	Ground
7	X0D39	P1 P0		Not used
8			GND	Ground
9	X0D38	P100	I2C_SDA_EXT	Add a pull-up resistor
10	X0D37	P1 N0		Not used
11			GND	Ground
12	X0D36	P1M0	I2C_SCL_EXT	Add a pull-up resistor
13			3V3	3.3V from BaseBoard
14			GND	Ground
15			EXT_MCLK	MCLK input (not used)
16		,	GND	Ground

Figure 17: Extension header J5 GPIO pins (XVF3500 as the I2S master)

J8 pin	GPIO pin	Port	Signal	Notes
1	X2D35	P1L0	I2S_LRCK	I2S LRCLK from XVF3500 to host (and DAC)
2			GND	Ground
3	X2D34	P1K0	I2S_DAC_DATA	I2S data from host to XVF3500 (and DAC)
4			NC	No connection
5			GND	Ground
6	X2D36	P1M0	I2S_BCLK	I2S BLCK from XVF3500 to host (and DAC)
7	X2D22	P1H0	MCLK	MCLK output to host (and XVF3500)
8			GND	Ground
9	X2D12	P1E0	X2D12	I2S data from XVF3500 to host
10	X2D11	P1 D0	X2D11	Not used

Figure 18: Extension header J8 GPIO pins (XVF3500 the I2S master)



8.2 XVF3500 as an I2S slave

To use this mode, remove R67 and insert a OR link into R17.

- ▶ Audio input/output via I2S on J8. The XVF3500 is an I2S slave.
- ▶ Control via I2C on J5. The XVF3500 is an I2C slave.
- ▶ 24.576 MHz MasterClock generated externally and connected to J5 pin 15.
- ► Extension headers mapped to the XVF3500 GPIO as shown in Figure 19 and Figure 20 below.

J5 pin	GPIO pin	Port	Signal	Notes
1	X0D13	P1F0		Not used
2			GND	Ground
3	X0D12	P1E0		Not used
4	X0D11	P1 D0		Not used
5	X0D00	P1A0		Not used
6			GND	Ground
7	X0D39	P1 P0		Not used
8			GND	Ground
9	X0D38	P100	I2C_SDA_EXT	Add a pull-up resistor
10	X0D37	P1N0		Not used
11			GND	Ground
12	X0D36	P1M0	I2C_SCL_EXT	Add a pull-up resistor
13			3V3	3.3V from BaseBoard
14			GND	Ground
15			EXT_MCLK	MCLK input from host to XVF3500 (and DAC)
16			GND	Ground

Figure 19: Extension header J5 GPIO pins (XVF3500 an I2S slave)

J8 pin	GPIO pins	Port	Signal	Notes	
1	X2D35	P1L0	I2S_LRCK	I2S LRCLK from host to XVF3500 (and DAC)	
2			GND	Ground	
3	X2D34	P1K0	I2S_DAC_DATA	I2S data from host to DAC	
4			NC	No connection	
5			GND	Ground	
6	X2D36	P1 M0	I2S_BCLK	I2S BLCK from host to XVF3500 (and DAC)	
7	X2D22	P1H0	MCLK	MCLK output (not used)	
8			GND	Ground	
9	X2D12	P1E0	X2D12	I2S data from XVF3500 to host	
10	X2D11	P1 D0	X2D11	I2S data from host to XVF3500	

Figure 20: Extension header J8 GPIO pins (XVF3500 as an I2S slave)

8.3 XVF3500 as a USB 2.0 device

When using this mode, both extension headers should be left unconnected.

- ▶ Audio input/output via USB. The XVF3500 is a USB Audio Class 1 device.
- ▶ Control via USB. The XVF3500 is a custom class control device.
- ► For completeness the mapping of the XVF3500 GPIO to the extension headers are detailed in Figure 21 and Figure 22 below.

Header pin J5	xCORE GPIO	Port	Signal
1	X0D13	P1F0	
2			GND
3	X0D12	P1E0	
4	X0D11	P1 D0	
5	X0D00	P1A0	
6			GND
7	X0D39	P1 P0	
8			GND
9	X0D38	P100	I2C_SDA_EXT
10	X0D37	P1N0	
11			GND
12	X0D36	P1M0	I2C_SCL_EXT
13			3V3
14			GND
15			EXT_MCLK
16			GND

Figure 21: Extension header J5 GPIO pins (XVF3500 as a USB device)

Header pin J8	xCORE GPIO	Port	Signal
1	X2D35	P1L0	I2S_LRCK
2	GND		
3	X2D34	P1K0	I2S_DAC0_DATA
4	NC		
5	GND		
6	X2D36	P1M0	I2S_BCLK
7	X2D22	P1H0	MCLK
8	GND		
9	X2D12	P1E0	
10	X2D11	P1D0	

Figure 22: Extension header J8 GPIO pins (XVF3500 as a USB device)

9 USB Port

The USB micro-B port (J1) is connected to the USB PHY integrated in the XVF3500 and provides USB interface connectivity.

The USB port also provides power for all the on-board circuits and is used to generate the following voltage rails:

- ► +1V0 (Core voltage to XMOS device)
- ► +2V5 (for headphone amplifier in DAC device)
- ► +3V3 for GPIOs and other accessory devices

Voltage tolerance should be as per USB VBUS specification values.

Proper power-on sequence is indicated by power good LED (D1) in bottom side of the board.




Figure 23: USB components

NOTE: J1 must be connected at all times to provide power to the board, even if the USB interface is not used.

10 Flash Memory

The XVF3500 device needs an external QSPI flash memory, which must be interfaced to the GPIO connections shown in Figure 24. The flash is located on the bottom of the board, see Figure 25. X2D06 must be pulled high in order to ensure that all tiles are booted from the same flash.

Figure 24: QSPI Flash GPIO pins :class: horizontalborders

QSPI connection	Pin	Port
QSPI_SS	X0D01	P1B0
QSP_D0	X0D04	P4B0
QSP_D1	X0D05	P4B1
QSP_D2	X0D06	P4B2
QSP_D3	X0D07	P4B3
SPI_CLK	X0D10	P1C0




Figure 25: QSPI Flash location

11 xSYS Connector

A standard XMOS xSYS interface (J2) is provided (Figure 26). This can connect to an XMOS xTAG debug adaptor, allowing host debug of the board via JTAG.




Figure 26: XSYS connector

XSYS signal	xCORE GPIO	Header pin	Description	
TMS	See note	7	JTAG Test Mode Select	
TCK	See note	9	JTAG Test Clock	
TDI	See note	5	JTAG Test Data In - from debug adapter to xCORE	
TDO	See note	13	JTAG Test Data Out - from xCORE to debug adapter	
RST_N	See note	15	System Reset - active low, resets xCORE device	
GND		4, 8, 12, 16, 20	Ground	
XL_UP1	X0D43	6	XMOS link, uplink bit 1	
XL_UP0	X0D42	10	XMOS link, uplink bit 0	
XL_DN0	X0D40	14	XMOS link, downlink bit 0	
XL_DN1	X0D41	18	XMOS link, downlink bit 1	

Figure 27: xSYS Connector Pinout

Notes:

▶ JTAG connections occupy dedicated connections



12 VocalFusion XVF3500 BaseBoard portmap

The tables below detail the port-pin mappings for the VocalFusion XVF3500 Base-Board, as programmed with USB connectivity software.

Pin	1-bit	4-bit	8-bit	16-bit	32-bit	Signal
X0D00	$1A^{0}$					
X0D01	$1B^{0}$					QSPI_CS
X0D04		$4B^{0}$	$8A^{2}$	$16A^{2}$	$32A^{22}$	QSPI_D0
X0D05		$4B^1$	$8A^{3}$	$16A^{3}$	$32A^{23}$	QSPI_D1
X0D06		$4B^2$	$8A^{4}$	$16A^{4}$	$32A^{24}$	QSPI_D2
X0D07		$4B^3$	$8A^{5}$	$16A^{5}$	$32A^{25}$	QSPI_D3
X0D10	$1C^{0}$					QSPI_CLK
X0D11	$1D^{0}$					EXT J5
X0D12	$1E^{0}$					EXT J5
X0D13	$1F^{0}$					EXT J5
X0D22	$1G^{0}$					
X0D23	$1H^{0}$					
X0D28		$4F^{0}$	$8C^{2}$	$16B^{2}$		BUT_A
X0D29		$4F^1$	$8C^{3}$	$16B^{3}$		BUT_B
X0D30		$4F^2$	$8C^{4}$	$16B^{4}$		BUT_C
X0D31		$4F^3$	$8C^{5}$	$16B^{5}$		BUT_D
X0D32		$4E^2$	$8C_{-}^{6}$	$16B_{-}^{6}$		
X0D33		$4E^3$	$8C^{7}$	$16B^{7}$		
X0D36	$1M^{0}$		$8D^{0}$	$16B^{8}$		EXT J5
X0D37	$1N^0$		$8D^{1}$	$16B^{9}$		EXT J5
X0D38	10^{0}		$8D^{2}$	$16B^{10}$		EXT J5
X0D39	$1P^{0}$		$8D^{3}$	$16B^{11}$		EXT J5
X0D40			$8D_{-}^{4}$	$16B^{12}$		XL_DN1
X0D41			$8D^5$	$16B^{13}$		XL_DN0
X0D42			$8D_{-}^{6}$	$16B^{14}$		XL_UP0
X0D43			$8D^{7}$	$16B^{15}$		XL_UP1
X1D10	$1C^{0}$					MCLK
X1D11	$1D^{0}$	6		6		
X1D26		$4E^0$	$8C^{0}$	$16B^{0}$		

Figure 28: VocalFusion XVF3500 BaseBoard Portmap: Tiles 0 and 1

Pin	1-bit	4-bit	8-bit	16-bit	32-bit	Signal
X2D00	$1A^{0}$					
X2D06		$4B^2$	$8A^{4}$	$16A^{4}$	$32A^{24}$	Must be pulled high
X2D11	$1D^{0}$					EXT J8
X2D12	$1E^0$					EXT J8
X2D13	$1F^{0}$					
X2D14		$4C^{0}$	$8B^{0}$	$16A^{8}$	$32A^{28}$	MIC0_DATA
X2D15		$4C^1$	$8B^1$	$16A^{9}$	$32A^{29}$	MIC1_DATA
X2D16		$4D^0$	$8B^{2}$	$16A^{10}$		MIC2_DATA
X2D17		$4D^1$	$8B^{3}$	$16A^{11}$		MIC3_DATA
X2D18		$4D^2$	$8B^4$	$16A^{12}$		MIC4_DATA
X2D19		$4D^3$	$8B^{5}$	$16A^{13}$		MIC5_DATA
X2D20		$4C^{2}$	$8B^{6}$	$16A^{14}$	$32A^{30}$	MIC6_DATA
X2D21		$4C^{3}$	$8B^{7}$	$16A^{15}$	$32A^{31}$	MIC7_DATA
X2D22	$1G^0$					MCLK
X2D23	$1H^0$					MIC_CLK
X2D24	$1I^{0}$					
X2D25	$1J^{0}$					I2S_DAC1_DATA
X2D28		$4F^{0}$	$8C^{2}$	$16B^{2}$		I2C_SCL
X2D29		$4F^1$	$8C^{3}$	$16B^{3}$		I2C_SDA
X2D30		$4F^2$	$8C^{4}$	$16B^{4}$		
X2D31		$4F^3$	$8C^{5}$	$16B^{5}$		
X2D32		$4E^2$	$8C^{6}$	$16B^{6}$		DAC0_RST_N
X2D33		$4E^3$	$8C^{7}$	$16B^{7}$		DAC1_RST_N
X2D34	$1K^{0}$					I2S_DAC0_DATA
X2D35	$1L^0$					I2S_LRCK
X2D36	$1M^0$		$8D^0$	$16B^{8}$		I2S_BCLK
X3D00	$1A^{0}$					LED_STCP
X3D01	$1B^{0}$					LED_SHCP
X3D12	$1E^0$					LED_D
X3D13	$1F^{0}$					LED_OE_N

Figure 29: xCORE-VocalFusion Evaluation Board Portmap: Tiles 2 and 3

13 Operating Requirements

A USB 2.0 high-speed compliant cable of less than 3m in length, should be used when operating the VocalFusion Stereo Dev Kit.

This product is, like most electronic equipment, sensitive to Electrostatic Discharge (ESD) events. Users should operate the VocalFusion Stereo Dev Kit with appropriate ESD precautions in place.

14 Dimensions

The VocalFusion XVF3500 BaseBoard is 90x90mm square and board thickness of 1.6mm.

15 RoHS and REACH

The VocalFusion Stereo Dev Kit complies with appropriate RoHS2 and REACH regulations and is a Pb-free product.

The VocalFusion Stereo Dev Kit is subject to the European Union WEEE directive and should not be disposed of in household waste. Alternative requirements may apply outside of the EU.





16 Schematics

The schematics for the VocalFusion XVF3500 BaseBoard included in the kit, are shown in the first five figures below, followed by the schematics for the linear array board.






Figure 30: VocalFusion XVF3500 BaseBoard -XVF3500 configuration






Figure 31:
VocalFusion
XVF3500
BaseBoard extension
header,
buttons,
Microphone
header, Tile 0
IO




Figure 32: VocalFusion XVF3500 BaseBoard -LEDs




Figure 33: VocalFusion XVF3500 BaseBoard -USB, XVF3500 power and ground






Figure 34: VocalFusion XVF3500 BaseBoard -Dual stereo DAC




Figure 35: VocalFusion XVF3500 BaseBoard voltage rail LDOs and reset circuit






Figure 36: xCORE VocalFusion Linear Microphone Board



Copyright © 2018, All Rights Reserved.

Xmos Ltd. is the owner or licensee of this design, code, or Information (collectively, the "Information") and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. Xmos Ltd. makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.